

Quarch Technology Ltd

Torridon GEN5 PCIe U.3 Drive Control Module


Technical Manual

For use with:

QTL2661 – GEN5 PCIe U.3 Drive Module + Triggering
QTL2662 – GEN5 PCIe U.3 Drive Module

Using Quarch firmware 5.000, FPGA 1.1 and above

Monday, 25 April 2022







Change History

1.0	25 th April 2022	Initial Release
-----	-----------------------------	-----------------

Contents

Change History	3
Introduction	6
Technical Specifications	7
Switching Characteristics:	7
Mechanical Characteristics:	8
Triggering Version	9
Control Interfaces	9
Basic Concepts	10
Signal Configuration	13
Power Up vs. Power Down Timing	15
Pin Bounce Modes	16
Constant Oscillation Frequency	16
User Pin-Bounce (Custom Oscillation)	18
Glitch Control	21
Glitch Once	21
Glitch Cycle	22
Glitch PRBS	23
Signal Driving	24
Examples - PERST	25
Advanced Usage:	25
Signal Monitoring	26
Requesting signal state	26
Live monitoring	27
Voltage Measurements	28
Default Startup State	29
Controlling the Module	30
Terminal Command Set	30
Control Register Map	41
Appendix 1 - Signal Names	42



Appendix 2 – Signals supporting ‘Monitoring’43

Introduction

The **Torridon GEN5 PCIe U.3 Drive Control Module** allows remote switching of power, drive presence, PCIe data pins, and sideband signals to a PCIe SFF Disk Drive whilst plugged into a host system.

Any standard NVMe drive compatible with the SFF-8639 can be controlled. Each set of pins can be individually switched, allowing complete control over the power up sequence of a drive. The switches can be sequenced at precise timings to simulate a hot-swap event, including pin bounce. Individual pins can be broken or glitched at any time to simulate a fault in the system.

The Control module switches the high speed PCIe data lines at speeds up to Gen 5 (32GT/s). This greatly increases the number of faults that can be injected into the system and produces a more comprehensive hot-swap.

The triggering version of the module includes MCX type triggering connectors for connection to external equipment. This can be used for trigger IN (Control the module power cycle/glitch from an external source) and trigger OUT (Control external equipment based on glitch/cycle/host power timing). Trigger ports can also be used for the 'monitoring' feature which allows


Technical Specifications

Switching Characteristics:


SFF8639 Connector Pin	Description	Switching Action
S1, S4, S7, S8, S11, S14, S16, S19, S22, S25, S28, P5, P6, P12, E9, E12, E15, E19, E22	Ground Pins	All connected to digital ground on the Module
S2, S3, S5, S6, S9, S10, S12, S13, S17, S18, S20, S21, S23, S24, S26, S27	PCIe Data Signals	Each signal is individually switched by a high speed RF switch
E1, E2, E7, E8,	Reference Clocks	Each differential clock is switched by a dual SPST switch
P14, P15	12V Power	Connected together and switched by 6.9A power FET
P13	12V Precharge	Switched by 6.9A power FET
E3	3V3 Aux Power	Switched by 0.7A FET
E5	PERST	Digitally Switched, Tri-State output
E4, E16, S15, P10	PERSTB/CLKREQ, HPT1, HPT0, PRSNT	Individually switched by an analog switch
P1	WAKE	Individually switched bi-directional signal
P4, E6, E25	IFDet, IFDET2, DualPortEn	Digitally Switched, Open-Collector output
P11	Activity LED	Always Connected on -01A. Switched on -02A onwards. Open-Collector input
E23, E24	SM Bus Clock and Data	Individually switched by bilateral analog switch
Signals below not used for PCIe devices		
P7, P8, P9	5V Power	Always Connected
E6, P2	Reserved	Always Connected
E10, E11, E13, E14, E17, E18, E20, E21	U.2 Data Lanes	Always Connected

Mechanical Characteristics:

The module is designed to fit into a 2.5" SFF drive bay. The card does stick out 0.9mm below the allowed cross section of the drive, with the addition of the thickness of a drive carrier and general clearances within a chassis design this should not be a problem



- The module will offset the drive by 11.86mm when installed.



Triggering Version

The +Triggering option of the module (QTL2266) includes a pair of MCX connectors on the flex cable for trigger in/out.

Control Interfaces


All Torridon modules are designed to be used with a Torridon Array Controller (QTL1461, QTL1079) or a single Torridon Interface Kit (QTL1260).

The control cable is an ultra-thin flex cable.

Control Interface	Form Factor	Torridon Ports	Control Methods Available	Interfaces
QTL1079 28 Port Torridon Array Controller	1U 19" Rack Mounted unit	24 at the front 4 at the rear	Terminal Scripting TestMonkey 2 GUI	Serial via DB9 or RJ45 Ethernet USB
QTL1461 4 Port Array Controller	160x165x53mm Enclosure 1U Enclosure also available	4 ports on front	Terminal Scripting TestMonkey 2 GUI	Serial via RJ45 Ethernet USB
QTL1461 Torridon Interface Kit	60mm x 45mm x 30mm Box	1 port	Terminal Scripting TestMonkey 2 GUI	Serial via RJ- 45 Serial via USB/Serial convertor USB


Basic Concepts

Each controlled pin is connected to a separate switch on the module, so it can be connected or isolated on command.




Each switch on the module is called a 'Signal' and can be programmed to follow one of six programmable delay and bounce profiles (called 'Sources'). This allows the user to sequence the signal connections in the cable in up to six programmable steps.

This allows us to create virtually any hot-swap scenario. The default scenario on the module is based on the pin lengths on the connector, so that the long pins mate first, followed by shorter pins.




Each of the programmable delay and bounce profiles is called a control source, S1 to S6. For each control source the user sets up a delay, and bounce parameters. Three special sources (S0, S7 and S8) are also provided as described in the table below.



Control Source Parameters for a power up event (Basic Pin Bounce)

Once each delay period is set up, the user assigns each signal to follow the relevant control source, then uses the “**run:power up**” and “**run:power down**” commands to initiate the hot-swap.

The BUSY bit 1 in the control register is set during a power up, power down and short operation. This may be used to monitor for the completion of timed events.



Power up and Power down example


Signal Configuration

Each signal that is switched by the module is usually assigned to one of the 6 timed sources, S1 – S6. Each signal can also be assigned directly to 'always off' (source 0), 'immediate change' (source 7) or 'Always on' (source 8).

Signals assignment is done through the command:

SIGnal:[name]:SOURce [Source#]


Source Number	Description
0	Signal is always OFF
1	Signal assigned to control source 1
2	Signal assigned to control source 2
3	Signal assigned to control source 3
4	Signal assigned to control source 4
5	Signal assigned to control source 5
6	Signal assigned to control source 6
7	Signal changes with HOT_SWAP state
8	Signal is always ON



This diagram shows the 9 possible source settings entering the control MUX for a switched signal. The value of the control register will determine which of the sources are used to control the signal. When enabled, the hot-swap line will cause the MUX to pass the control signal from that source through to the switch.

Power Up vs. Power Down Timing

Each control source is always configured with power-up parameters. The power-down profile is automatically generated by the module, and is the mirror image of the power up:



If you require a different power down sequence then you can alter any of the source timing values, pin bounce or signal assignments while the module is in the plugged state. When you initiate the ‘pull’ action, the new settings will be used.

Pin Bounce Modes

Pin Bounce can be set in two ways:

Constant Oscillation Frequency

- For **basic** firmware the Oscillation Time is set in one of two ranges:
 - 0-127 milliseconds in steps of 1mS
 - 0-1.27 seconds in steps of 10mS
- For **high-resolution** firmware the Oscillation Time is set in one range:
 - 0-16,777,215uS, in steps on 1uS
 - Commands default to mS resolution but the user can add another unit as an additional parameter

- For **basic** firmware the Oscillation Period is for the pattern is set in one of two ranges:
 - 0-1.27 milliseconds in steps of 10uS
 - 0-127 milliseconds in steps of 1mS
- For **high-resolution** firmware the Oscillation Period is set in one range:
 - 0-1,677,721,500nS, in steps on 100nS
 - Commands default to uS resolution but the user can add another unit as an additional parameter



The Duty cycle (On %) is set as a percentage value in the range 0-100%.

A value of 0% would leave the source off for the duration of the Oscillation Time.

A value of 50% provides a symmetrical square wave as shown below and is the default.

A value of 100% would turn the signal on for the duration of Oscillation Time.

Basic bounce behavior on power up



Basic bounce behavior on power down

User Pin-Bounce (Custom Oscillation)

User Pin bounce allows the user to set a custom pattern of up to 112 bits which will be executed by the module instead of standard pin bounce. A custom pattern of alternating 1's and 0's would create a square wave just like the default basic bounce mode.

The executed pattern is determined by a number of factors:

- For **basic** firmware the Oscillation Time is set in one of two ranges:
 - 0-127 milliseconds in steps of 1mS
 - 0-1.27 seconds in steps of 10mS
- For **high-resolution** firmware the Oscillation Time is set in one range:
 - 0-16,777,215uS, in steps on 1uS
 - Commands default to mS resolution but the user can add another unit as an additional parameter
- For **basic** firmware the Oscillation Period is for the pattern is set in one of two ranges:
 - 0-1.27 milliseconds in steps of 10uS
 - 0-127 milliseconds in steps of 1mS
- For **high-resolution** firmware the Oscillation Period is set in one range:
 - 0-1,677,721,500nS, in steps on 100nS
 - Commands default to uS resolution but the user can add another unit as an additional parameter
- The Pattern length may be set:
 - 1-112 bits
 - Choose to repeat pattern or sit on last bit until the end of Oscillation Time.


Custom Patterns can get confusing very quickly, the best way to make sure that the power down sequence is the opposite of power up, is to make sure that:

(Bit length * Number of Bits = Oscillation Time)


so that the pattern ends exactly at the end of Oscillation time. The

SOURce:[x]:BOUNce:PATtern:SETup command does this automatically.

Custom patterns run in reverse on a power down, please see the following diagrams for examples of the same pattern being run on a power up and power down situation.



User bounce behavior on power up



User bounce behavior on power down

Glitch Control

Any control signal may be glitched for a pre-determined length of time using the glitch generator logic.


Each Signal Control register contains a “**GLITCH:ENABLE**” bit which determines whether the glitch logic will affect that signal. The setting, defaults to off, so any glitches will have no effect unless explicitly set to do so.

Glitches will invert the current state of the switched signal. Therefore if a switch is currently OFF, a glitch will turn it ON, and if the switch is ON, it will turn OFF.

For modules that support signal driving, the glitch action will drive the signal following the ‘**DRIVE:OPEN**’ and ‘**DRIVE:CLOSED**’ settings

Glitches may be applied in 3 modes:

Glitch Once




A single glitch is generated when the **RUN:GLITCh ONCE** command is executed.

The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTiplier** and **GLITCh:LENGth** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTiplier} \times \text{GLITCh:LENGth}$$

Repeated use of the **RUN:GLITCh:ONCE** command will generate multiple glitches, it is not necessary to use the **RUN:GLITCh OFF** command after a single glitch.

Glitch Cycle



A sequence of glitches is generated when the **RUN:GLITCh CYCLE** command is executed, and continues until **RUN:GLITCh OFF** is executed.


The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTiplier** and **GLITCh:LENgth** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTiplier} \times \text{GLITCh:LENgth}$$

The length of time between each glitch pulse is set in the same way as the glitch length, The length of the gap is determined by using the **GLITCh:CYClE:SETup** command or the **GLITCh:CYClE:MULTiplier** and **GLITCh:CYClE:LENgth** commands:

$$\text{OFF TIME} = \text{GLITCh:CYClE:MULTiplier} \times \text{GLITCh:CYClE:LENgth}$$

Glitch PRBS



A pseudo random sequence of glitches is generated when the **RUN:GLITCh PRBS** command is executed, and continues until **RUN:GLITCh OFF** is executed.

The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTiplier** and **GLITCh:LENGTh** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTiplier} \times \text{GLITCh:LENGTh}$$

The number of glitches in a set length of time is determined by the **GLITCh:PRBS** command. A value of 2 will result in glitches at a ratio of 1:2 (the line will be in a glitched state 50% of the time), whilst a value of 256 will produce glitches in a ratio of 1:256.

Signal Driving

The module has the ability to drive the following sideband signals in certain configurations:

- IF_DET
- PERST
- DUALPORTEN
- PWR_DIS
- HPT0
- HPT1
- PRSNT

For these signals, the user can specify a behaviour using the **SIGNAL:[SIG_NAME]:DRIVE:[OPEN | CLOSED] [NONE|HIGH|LOW]** command. The **OPEN** parameter is used to specify the action that the module should take when the switch is open (following a **RUN:POWER DOWN** command or when the signal is assigned to source 0), and the **CLOSED** parameter is used to specify the action to take when the switch should be closed (following a **RUN:POWER UP** command or when the signal is assigned to Source 8). The default behavior for both **OPEN** and **CLOSED** states is **NONE**, which tells the module not to drive the signal lines at all (just open and close the switch as usual).

The behavior of the module when signal driving is enabled (set to **HIGH** or **LOW**) is different depending on the signal being driven to avoid hardware conflicts:

Signal Name	Signal Type	Host Side Behaviour		Device Side Behaviour	
		High	Low	High	Low
IF_DET	Open Drain output from device	Not Driven	Driven Low	Not Driven	Not Driven
PERST	Push/Pull output from Host	Not Driven	Not Driven	Driven High	Driven Low
DUALPORTEN	Open Drain output from host	Not Driven	Not Driven	Not Driven	Driven Low
PWR_DIS	Push/Pull output from Host	Not Driven	Not Driven	Driven High	Driven Low
HPT0	Open Drain output from host	Not Driven	Not Driven	Not Driven	Driven Low
HPT1	Open Drain output from host	Not Driven	Not Driven	Not Driven	Driven Low
PRSNT	Push/Pull output from device	Driven High	Driven Low	Not Driven	Not Driven
PERSTB/CLKREQ	Open Drain signals from host or device	Not Driven	Driven Low	Not Driven	Driven Low

Examples - PERST

To issue a fundamental reset to the device under test:

PERST is an active low signal so to assert one we need to drive it low. Assuming the module is already powered up then we need to change the **CLOSED** behavior from **NONE** to **LOW**, and then back again to clear the reset.

>Signal:PERST:DRIVE CLOSED LOW

(Line is driven low: reset is asserted)

>Signal:PERST:DRIVE CLOSED NONE

(Line driving is disabled: reset is de-asserted)

Advanced Usage:

If we want to assert PERST for a set period of time, we can set the **OPEN** behavior and use the glitch function on the PERST signal to control the “open” time.

>Signal: PERST:GLITch:ENABle ON

>Signal: PERST:GLITch:SETup 500us 2

>Signal: PERST:DRIVE OPEN LOW

>RUN:GLITch ONCE

During the glitch event, the switch would normally be open for 1mS. The addition of the driving setting changes this to instead drive the signal low for 1mS

Signal Monitoring

The 'signal monitoring' feature allows specific signals on a module (normally sideband signals) to be tracked.

The state of a monitored signal can be requested from the module at any time via a command. On 'triggering' modules, the state of a signal can be output in real time to one of the triggering ports. As there are two trigger ports, two signals can be monitored at a time. This is ideal for diverting SM_BUS to an analyser.

For a list of signals on the module that support triggering, see the annex at the end of the manual.

Requesting signal state

To get the state of a monitored signal:

SIGna1 : [SIGNAL -NAME] : STATus : [HOST? | DEvice?]

Returns the current state of the monitored signal as **HIGH** or **LOW**. The signal state can (if supported) be monitored independently on both the host and device side of the module.

Live monitoring

This feature is supported on 'Triggering' modules only. Both the trigger IN and OUT ports can be used to monitor a signal.

WARNING: As the trigger IN port can be ordered to OUTPUT a status, there is a risk of two devices driving against each other and causing damage. Before using the live monitoring feature, you must ensure that you do not have any equipment attached that may try to drive the trigger IN port.

To begin live monitoring, first enable the trigger ports you want to use. This is done via additional options to the existing trigger setup commands:

Trigger OUT port:

```
# Set the trigger mode to sideband monitor
```

```
TRIGger:OUT:MODE:SIDEband
```

Trigger IN port (requires double verification)

```
# Set the trigger mode to sideband monitor
```

```
TRIGger:IN:MODE:SIDEband
```

```
# Also set the trigger IN source to sideband out
```

```
TRIGger:IN:SOURCE:SIDEband
```

The commands to control monitoring are:

```
# Select a signal for live monitoring
```

```
TRIGger:MONitor[IN|OUT]:[SIGNAL-NAME]:[HOST|DEVICE]
```

Sets a trigger port to activate live monitoring for a given signal. The host/device parameter selects the side of the module to monitor on.

```
TRIGger:MONitor[IN?|OUT?]
```

Returns the selection for live monitoring on the given trigger port. The response will be in the form **PERST:HOST** or similar (**SIGNAL_NAME:SIDE**)

Note that the triggering mode must also be set before the live monitoring will start.

Voltage Measurements

The modules are capable of measuring various voltages both for self test and to assist in the testing of a customer's system. The following measurement points are available:

Measurement Command	Description	Resolution / Accuracy
MEASure:VOLTage:SELF 3v3?	Returns the voltage of the modules internal 3.3v rail	12mV / 3%
MEASure:VOLTage:SELF 5v?	Returns the voltage of the modules internal 5v power rail	15mV / 3%
MEASure:VOLTage:SELF -5V?	Returns the voltage of the modules internal -5v power rail	15mV / 3%
MEASure:VOLTage 12vin?	Returns the voltage of the 12V power pins on the backplane (unswitched) side of the Module	46mV / 3%
MEASure:VOLTage 12vout?	Returns the voltage of the 12v power pins on the drive (switched) side of the module	46mV / 3%
MEASure:VOLTage 12vin_chg?	Returns the voltage of the 12V charge pin on the backplane (unswitched) side of the Module	46mV / 3%
MEASure:VOLTage 12vout_chg?	Returns the voltage of the 12v charge pin on the drive (switched) side of the module	46mV / 3%
MEASure:VOLTage 3v3in_aux?	Returns the voltage of the 3v3 aux pin on the host (unswitched) side of the module	46mV / 3%
MEASure:VOLTage 3v3out_aux?	Returns the voltage of the 3v3 aux pin on the host (switched) side of the module	46mV / 3%

Default Startup State

On power up or reset, the control modules enter a default state. To make the module as easy to use as possible, the default state is a ‘standard’ hot-swap scenario with preset source and signal settings such that the “run:power up” command will immediately power up the drive without needing any initial setup.

The default hot-swap scenario will connect pre-charge then power then pins, each step with a 25mS delay. All sources are enabled.

Source Number	Source Enabled	Initial Delay
1	YES	0mS
2	YES	25mS
3	YES	50mS
4	YES	0mS
5	YES	0mS
6	YES	0mS

Signal	Assigned Source
IF_DET	Source 1
12V_CHARGE, PWR_DIS, PRSNT	Source 2
All other signals	Source 3

Hot-Swap State:

Drive is in the ‘plugged’ state, waiting for a “**RUN:POWER DOWN**” command to remove it.

Controlling the Module

The module can be controlled either by:

- Serial ASCII terminal (such as HyperTerminal)
This is normally used with scripted commands to automate a series of tests. The commands are normally generated by a script or user code (PERL, TCL, C, C# or similar).
- Telnet Terminal (Only when connected to an Array Controller).
This mode uses exactly the same commands as the serial ASCII terminal, but run over a standard Telnet connection.
- REST API (Only when connected to an Array Controller).
Controllers provide a basic REST API, allowing multi-user control over Torridon products.
- USB
Quarch's TestMonkey application can control a single module via USB, this allows simple graphical control of the module. The Quarch C# API and Python examples allow automation via USB.

Terminal Command Set

These commands are based on the SCPI style control system that is used by many manufacturers of test instruments. The entire SCPI specification has NOT been implemented but the command structure will be very familiar to anyone who has used it before.

- SCPI commands are NOT case sensitive
- SCPI commands are in a hierarchy separated by ':'
(**LEVe11:LEVe12:LEVe13**)
- Most words have a short form (e.g. '**register**' shortens to '**reg**'). This will be documented as **REGister**, where the short form is shown in capitals.
- Some commands take parameters. These are separated by spaces after the main part of the command (e.g. "**meas:volt:self 3v3?**" obtains the 3v3 self test measurement).
- Query commands that return a value all have a '?' on the end
- Commands with a preceding '*' are basic control commands, found on all devices.
- Commands that do not return a particular value will return "OK" or "FAIL". Unless disabled, the fail response will also append a text description for the failure if it can be determined.

[comments]

Any line beginning with a # character is ignored as a comment. This allows commenting of scripts for use with the module.

***RST**

Triggers a reset, the module will behave as if it had just been powered on.

***CLR**

Clear the terminal window and displays the normal start screen. Also runs the internal self test. The same action can be performed by pressing return on a blank line.

***IDN?**

Displays a standard set of information, identifying the device. An example return is shown below:

Family:	Torridon System	[The parent family of the device]
Name:	Ethernet Cable Pull Module	[The name of the device]
Part#:	QTL1271-01	[The part number of the hardware]
Processor:	QTL1159-01, 3.50	[Part# and version of firmware]
Bootloader:	QTL1170-01, 1.00	[Part# and version of bootloader]
FPGA 1:	1.0	[Version of FPGA core]

***TST?**

Runs a set of standard tests to confirm the device is operating correctly, these tests are also performed at start up. Returns 'OK' or 'FAIL' followed by a list of errors that occurred, each on a new line.

CONFig:MODE BOOT

Configures the card for boot loader mode (to update the firmware), requires an update utility on the PC.

CONFig:MESSAgEs [SHORt |USER]

CONFig:MESSages?

Gets or sets the mode for messages that are returned to the user's terminal

Short: Only a "FAIL" or "OK" will be returned.

User: Full error messages are returned to the user on failure.

CONFig:TERMinal USER

Sets the terminal response mode to the default 'User' setting. This is intended for use with HyperTerminal or similar and manually typed commands.

CONFig:TERMinal SCRIPT

Sets the terminal response mode for easier parsing. Especially useful from a UNIX/LINUX based system. Characters sent from the PC are not echoed by the device and a <CR><LF> is sent after the cursor to force a flush of the USART buffer.

CONFig:TERMinal?

Returns the current terminal mode.

CONFig:DEFault STATE

Resets the state of the module. This will set all source/signal/glitch etc logic to its default power-on values. Terminal setting will not be affected. This command allows the module to be brought back to a known state without resetting it.

MEASure:VOLTage [12vin?|12vout?|12vin_chg?|12vout_chg?|3v3in_aux?|3v3out_aux?]

Returns the voltage on the specified rail in mV. Vin refers to the upstream or host side of the card, and Vout refers to the switched, drive side. Values are returned in the form "3300mV".

MEAS:VOLTage:SELF [3v3?,5v?,-5v?]

Returns the self test voltages. These are measurements of voltage rails required for correct operation of the module. The values are returned in the form "5000mV"

SOURce:[1-6|ALL]:SETup [#1] [#2] [#3] [#4]

Sets up the source in a single command. All parameters are positive integer numbers:

#1 = Initial delay (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#2 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#3 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 1000 to 127000us in steps of 1000us]

#4 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

SOURce:[1-6|ALL]:DELAY [#ms] [#Unit*]

SOURce:[1-6|ALL]:DELAY?

Sets the initial delay of a source in mS. The delay is entered as a integer number with no units. E.g. "Source:1:delay 300".

#1 = Initial delay (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#2 = Optional unit specifier (High resolution firmware only) [uS, mS, S]. High resolution firmware allows initial delay of 0 to 16,775mS in 1uS resolution.

This parameter is optional, to be back-compatible with older firmware

SOURce:[1-6|ALL]:BOUNce:SETup [#1] [#2] [#3]

Sets up the bounce parameters in a single command. All parameters are positive integer numbers:

#1 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#2 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 1000 to 127000us in steps of 1000us]

#3 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

SOURce:[1-6|ALL]:BOUNce:LENgth [#ms] [#Unit*]

SOURce:[1-6|ALL]:BOUNce:LENgth?

Sets the length of the pin bounce in mS. The delay is entered as a decimal number with no units. E.g. "Sour:2:boun:len 50".

#1 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#2 = Optional unit specifier (High resolution firmware only) [uS, mS, S]. High resolution firmware allows initial delay of 0 to 16,775mS in 1uS resolution.

This parameter is optional, to be back-compatible with older firmware

SOURce:[1-6|ALL]:BOUNce:PERiod [#us] [#Unit*]

SOURce:[1-6|ALL]:BOUNce:PERiod?

Sets the bounce period of the pin bounce in uS. The value is entered as a decimal number with no units. E.g. “**Sour:6:boun:period 300**”.

#1 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 1000 to 127000us in steps of 1000us]

#2 = Optional unit specifier (High resolution firmware only) [uS, mS, S]. High resolution firmware allows initial delay of 0 to 1,677mS in 100nS resolution.

This parameter is optional, to be back-compatible with older firmware

SOURce:[1-6|ALL]:BOUNce:DUTY [#%]

SOURce:[1-6|ALL]:BOUNce:DUTY?

Sets the duty cycle of the pin bounce as a %. The value is entered as a decimal number with no units. E.g. “**source:3:bounce:duty 50**”.

#1 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

SOURce:[1-6|ALL]:BOUNce:MODE [SIMPLE|USER]

SOURce:[1-6|ALL]:BOUNce:MODE?

Sets the bounce pattern to **SIMPLE** (Duty cycle driven oscillation) or **USER** (User defined custom pattern).

SOURce:[1-6|ALL]:BOUNce:PATtern:WRITe [0xAAAA] [0xDDDD]

Writes a word of the custom bounce pattern to the give address within the pattern

0xAAAA is the address (for example 0x0002)

0xDDDD is the pattern data (for example 0x13F2)

SOURce:[1-6|ALL]:BOUNce:PATtern:READ [0xAAAA]

Reads a word of the custom bounce pattern

0xAAAA is the address (for example 0x0002)

SOURce:[1-6|ALL]:BOUNce:PATtern:DUMP [0xAAAA] [0xAAAA]

Reads a range of words from the custom bounce pattern

0xAAAA is the start and end address range (for example 0x0002)

SOURce:[1-6|ALL]:BOUNce:CLEAR

Removes any pin bounce from the source and sets all bounce settings to default values. See “Default Startup State” for details for the default settings.

SOURce:[1-6|ALL]:STATE [ON|OFF]**SOURce:[1-6|ALL]:STATE?**

Sets or returns the enable state of the source. Any signals assigned to a disabled (off) source will immediately be disconnected and vice versa. If a source state is changed, all signals assigned to it will change at exactly the same time (if a change is required).

SOURce:[1-6]:BOUNce:PATtern:LENgth [#bits]**SOURce:[1-6]:BOUNce:PATtern:LENgth?**

Sets or returns the number of bits of the custom bounce pattern that are to be used. This defaults to the maximum (112) and can be reduced to create more accurate patterns.

SOURce:[1-6]:BOUNce:PATtern:REPeat [ON|OFF]**SOURce:[1-6]:BOUNce:PATtern:REPeat?**

Sets the custom pattern repeat flag. This is used when the current custom bounce pattern is shorter than the specified bounce length. When the flag is set (default) the pattern will wrap. When this flag is off, the last bit of the pattern will be repeated.

SOURce:[1-6]:BOUNce:PATtern:SETup [#us] [#binarypattern]

Sets a basic custom pattern from a single command. This command will alter the bounce period, bounce length, pattern length and the custom pattern.

[#uS] – Integer value of uS to specify the period. The length of each bit in the pattern will be half of this value. 20uS is the minimum value (10uS per bit)

[#binarypattern] – String parameter containing 1s and 0s, for example “001” is a 2 bit pattern that is low for 2 bits then high for 1. The given pattern will always be padded up to the nearest millisecond. This is because the total glitch length has a 1mS resolution.

SIGnal:[SIG_NAME|ALL]:SETup [#num]

SIGnal:[SIG_NAME|ALL]:SOURce [#num]

Sets a given signal to a numbered timing source (0-8). SIGNAL_NAME is one of the items in the 'Signal Names' Appendix at the end of this manual.

SIGnal:[SIG_NAME]:SOURce?

Returns the source number that the signal is assigned to.

SIGnal:[SIG_NAME|ALL]:GLITch:ENABle [ON|OFF]

SIGnal:[SIG_NAME|ALL]:GLITch:ENABle?

Enables a signal for glitching. If this is on, the signal will be glitched whenever the glitch controller is in use. Multiple signals may be set for glitch at the same time.

RUN:POWer [UP|DOWN]

Initiates a plug or pull operation (legacy name used to preserve compatibility between Torridon modules). This is the master control for all switches on the card.

The command will fail if you order a power up when the module is already in the connected state and vice-versa as the action cannot be performed.

The "OK" response will be returned as soon as the hot-swap event has begun. If your timing sequence is very long you may have to poll the BUSY bit in register 0 to check when it has completed.

RUN:POWer?

Returns the current plugged/pulled state of the module.

RUN:GLITch ONCE

Triggers a single glitch with length:

GLITch:MULTIplier x GLITch:LENgth.

RUN:GLITch CYCLE

Triggers a sequence of repeated glitches that run until the **RUN:GLITch STOP** command is executed. All signals with **GLITch:ENABle** set to **ON** are glitched for **GLITch:MULTIplier x GLITch:LENgth** and then released for a duration of **GLITch:CYCLE:MULTIplier x GLITch:CYCLE:LENgth**. This is repeated until the **RUN:GLITch STOP** command is run.

RUN:GLITch PRBS

Triggers a PRBS glitch sequence which runs until the **RUN:GLITch STOP** command is issued.

RUN:GLITCh STOP

Stops any running glitch sequence.

RUN:GLITCh?

Returns the state of the current glitch sequence running on the module.

GLITCh:SEtUp [MULTIPLIER_STEP] [#count]

Sets up the length of the glitch in a single command.

#1 = Multiplier factor for glitch length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

#2 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

This gives a maximum glitch of 127.5 Seconds.

GLITCh:MULTIplier [MULTIPLIER_STEP]**GLITCh:MULTIplier?**

Sets the multiplier value for the glitch time to one of the specified durations.

This factor is multiplied with the **GLITCh:LENGth** value to give the actual glitch time.

#1 = Multiplier factor for glitch length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

GLITCh:LENGth [#count]**GLITCh:LENGth?**

This value is multiplied by **GLITCh:MULTIplier** to give the glitch duration.

#1 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

GLITch:CYCLE:SETup [MULTIPLIER_STEP] [#count]

Sets up the length of the glitch cycle in a single command.

#1 = Multiplier factor for glitch cycle length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

#2 = Length of the glitch cycle (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

This gives a maximum glitch cycle time of 127.5 Seconds.

GLITch:CYCLE:MULTiplier [MULTIPLIER_STEP]**GLITch:CYCLE:MULTiplier?**

Sets the multiplier value for the glitch cycle time to one of the specified durations.

This factor is multiplied with the **GLITch:CYCLE:LENGth** value to give the actual time between cycled glitches.

#1 = Multiplier factor for glitch length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

GLITch:CYCLE:LENGth [#count]**GLITch:CYCLE:LENGth?**

This value is multiplied by **GLITch:CYCLE:MULTiplier** to give the actual time between cycled glitches.

#1 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

GLITch:PRBS [#1]

Sets the PRBS rate for Pseudo Random repeat glitching, this is a ratio, 2 means 1:2 (approximately 50% of the time the signal will be glitched), 256 means 1:256.

#1 = PRBS Ratio

[2|4|8|16|32|64|128|256|512|1024|2048|4096|8192|16384|32768|65536]

TRIGger:IN:TYPE [EDGE|LEVEL]

Sets the trigger type

EDGE = Actions will start on the asserted edge and complete in full

LEVEL = Actions will run for as long as the trigger signal is asserted

TRIGger:IN:INVERT [ON|OFF]

Sets the trigger invert mode for input triggers

OFF = Trigger acts as normal

ON = Trigger responds to an inverted input

TRIGger:OUT:INVERT [ON|OFF]

Sets the trigger invert mode for output trigger

OFF = Trigger acts as normal

ON = Trigger outputs in an inverted form

TRIGger:IN:SOURce [EXTErnal|???_host]

Sets the source of the trigger in event

EXTErnal = Uses the trigger in connector

???_host = Uses the output of the host power detect system. ??? is the voltage channel, generally 3v3_host or 12v_host, though the channel selection options will vary between modules.

TRIGger:IN:MODE [OFF|POWER|GLITCH]

Sets the action to perform on a trigger in event

OFF = No action (default mode)

POWER = Power cycle will be performed

GLITCH = Glitch action will be performed

TRIGger:OUT:MODE [OFF|POWER|GLITCH|???_host]

Sets the action to perform on a trigger out event

OFF = No action (default mode)

POWER = Trigger out shows power state

GLITCH = Trigger out on glitch

???_host = Trigger out on detect of host power. ??? is the voltage channel, generally 3v3_host or 12v_host, though the channel selection options will vary between modules.

Control Register Map

This map is provided for backwards compatibility with old modules only. While you can use the 'Read' and 'Write' commands, we **STRONGLY** recommend you use the SCPI based 'Signal' and 'source' commands. Please contact Quarch for the full register map.

Appendix 1 - Signal Names

The following signal names are used to specify a single signal or a group of signals. These may be used in commands that take a parameter "SIGNAL_NAME". Note that some commands, such as those returning a value, only accept a parameter that resolves to a single signal. In this case you cannot use the group names

Signals

12V_CHARGE

12V_POWER

3V3_AUX

PERST

REFCLK_PL

REFCLK_MN

PETP0

(Transmit Plus on lane 0) is the output data from the backplane to the drive, on the +ve side of the differential pair.

PETN0

PERP0

PERN0

PETP1

PETN1

PERP1

PERN1

PETP2

PETN2

PERP2

PERN2

PETP3

PETN3

PERP3

PERN3

REFCLKB_PL

REFCLKB_MN

CLKREQ_PERSTB

SMCLK

SMDAT

DUALPORTEN

IF_DET

ACTIVITY

WAKE

PWR_DIS

PRSNT

HPT0

HPT1

Signal Groups

- ALL (Allows change of all signals at the same time)
- PORT_A (All signals for port A: 8x Data signals plus REF_CLK and EPE_RST signals)
- PORT_B
- DATA_A (All data signals for port A, PCIe data lanes only)
- DATA_B
- CLK_A (Ref clock signals for port A)
- CLK_B

- LANE0 (All 4 PCIe data signals that make up Lane 0)
- LANE1
- LANE2
- LANE3

- POWER (All power and pre-charge signals)
- SMBUS (All SM BUS signals)

Appendix 2 – Signals supporting ‘Monitoring’

Signal name	Side that can be monitored
PERST	Host and Drive
CLKREQ/PERSTB	Host and Drive
SMCLK	Host and Drive
SMDAT	Host and Drive
DUALPORTEN	Host and Drive
IF_DET	Host and Drive
ACTIVITY	Host and Drive
WAKE	Host and Drive
PWR_DIS	Host and Drive
PRSNT	Host and Drive
HPT0	Host and Drive
HPT1	Host and Drive