

# Quarch Technology Ltd

## Torridon eSATAp Cable Pull Module

### Technical Manual

For use with:

**QTL1383 - Torridon eSATAp Cable Pull Module**

Using Quarch firmware version 3.5 and above

Friday, 17 June 2011



## Change History

1.0	9th February 2011	Initial Release
-----	-------------------	-----------------

## Contents

<b>Introduction .....</b>	<b>4</b>
<b>Technical Specifications .....</b>	<b>5</b>
Switching Characteristics:.....	5
Mechanical Characteristics:.....	8
<b>Control Interfaces .....</b>	<b>9</b>
<b>Basic Concepts .....</b>	<b>10</b>
Signal Configuration.....	11
Power Up vs. Power Down Timing .....	13
Pin Bounce Modes .....	14
Glitch Control.....	16
Voltage Measurements .....	19
Default Startup State .....	20
<b>Controlling the Module .....</b>	<b>21</b>
Serial Command Set.....	21
<b>Control Register Map .....</b>	<b>30</b>
Register Definitions .....	32
Source Registers .....	34
LED Status Registers .....	36
Signal Registers.....	37
Other Registers.....	38
<b>Appendix 1 - Signal Names .....</b>	<b>39</b>

## Introduction


The **Torridon eSATAp Cable Pull Module** allows remote switching of power and data pins in an eSATA or eSATAp Cable for test automation or fault injection purposes.

The module supports devices using eSATA and eSATAp for connection.

Each pin is individually switched, allowing complete control over the mating sequence of a cable connector.

The switches can be sequenced at precise timings to simulate a hot-swap event, including pin bounce. Individual pins can also be broken or glitched at any time to simulate a fault in the system.

Quarch modules may be customized to support other proprietary signals or form factors on request.




## Technical Specifications

### Switching Characteristics:


eSATAp Connector Pin	Description	Switching Action
VBUS	5v Power	Switched by a 11A power FET
GND, GND_DRAIN	Ground	All connected to digital ground on the module
D_PL, D_MN	USB 2.0 Data Signals	Each signal is individually switched by a Bilateral switch
A_PL,A_MN, B_PL, B_MN	eSATA Data Signals	Each signal is individually switched by a 6GHz RF Switch

High Speed Switch Characteristics


# Insertion Loss



## Return Loss




## Isolation



## Mechanical Characteristics:

### QTL1383 eSATAp Cable Pull Module



### Front Panel LEDs

The 4 LEDs on the front panel indicate the connection state of the signals. Each LED refers to one of the signal groups: VBUS, USB2, PAIR\_A and PAIR\_B. The light is green when all signals in the group are connected, orange if some but not all signals are connected and off if all signals are disconnected.

### Control Interfaces

All Torridon Control Modules are designed to be used with a Torridon Array Controller (QTL1079) or a single Torridon Interface Card (QTL1144).

The control cable is an ultra-thin Flex cable.


Control Interface	Form Factor	Torridon Module Ports	Control Methods Available	Interfaces
Torridon Array Controller	1U 19" Rack Mounted unit	24 at the front, 4 at the rear	Serial Scripting  Script Generation through <b>TestMonkey GUI</b>	Serial via DB9 or RJ45  Ethernet
Torridon Interface Card	102mm x 26mm PCB	1 port	Serial Scripting  Script Generation through <b>TestMonkey GUI</b>  Real-time USB Control via <b>TestMonkey GUI</b>	Serial via DB9 or RJ45  USB

## Basic Concepts

Each switch on the module is called a ‘Signal’ and can be programmed to follow one of 6 programmable delay and bounce profiles (called ‘Sources’). This allows the user to sequence the signal connections in the cable in up to six programmable steps.

Each of the programmable delay and bounce profiles is called a control source, S1 to S6. For each control source the user sets up a delay, and bounce parameters. Three special sources (S0, S7 and S8) are also provided as described in the table below.


*Control Source Parameters for a power up event (Basic Pin Bounce):*



Once each delay period is set up, the user assigns each signal to follow the relevant control source, then uses the “run:power up” and “run:power down” commands to initiate the hot-swap.

The BUSY bit 1 in the control register is set during a power up, power down and short operation. This may be used to monitor for the completion of timed events.

Power up and Power down example:




## Signal Configuration

Each signal that is switched by the module is usually assigned to one of the 6 timed sources, S1 – S6. Each signal can also be assigned directly to 'always off' (source 0), 'immediate change' (source 7) or 'Always on' (source 8).

To assign a signal to a control source, write to its **CONTROL\_REGISTER**:


CONTROL_REGISTER Value	Description
0	Signal is always OFF
1	Signal assigned to control source 1
2	Signal assigned to control source 2
3	Signal assigned to control source 3
4	Signal assigned to control source 4
5	Signal assigned to control source 5
6	Signal assigned to control source 6
7	Signal changes with HOT_SWAP
8	Signal is always ON



This diagram shows the 9 possible source settings entering the control MUX for a switched signal. The value of the control register will determine which of the sources are used to control the signal. When enabled, the hot-swap line will cause the MUX to pass the control signal from that source through to the switch.

## Power Up vs. Power Down Timing

Each control source is always configured with power-up parameters. The power-down profile is automatically generated by the module, and is the mirror image of the power up:




If you require a different power down sequence then you can alter any of the source timing values, pin bounce or signal assignments while the module is in the plugged state. When you initiate the 'pull' action, the new settings will be used.

## Pin Bounce Modes

Pin Bounce can be set in two ways:


1. Basic Pin-Bounce (Constant Oscillation Frequency):

- The oscillation pattern length (Time) set in one of the two ranges:
  - 0 - 127 milliseconds in steps of 1mS
  - 0 – 1.27 seconds in steps of 10mS
- The bounce period is for the pattern ( $T_{osc}$ ) is set on one of the two ranges:
  - 0 - 1.27 milliseconds in steps of 10uS
  - 0 – 127 milliseconds in steps of 1mS
- The Duty cycle (On %) is set as a percentage value in the range 1-99%



2. User Pin-Bounce (Custom Oscillation):

- The oscillation pattern length (Time) set in one of the two ranges:
  - 0 - 127 milliseconds in steps of 1mS
  - 0 – 1.27 seconds in steps of 10mS
- The stepping period ( $T_{step}$ ) is for the pattern is set on one of the two ranges:
  - 0 - 1.27 milliseconds in steps of 10uS
  - 0 – 127 milliseconds in steps of 1mS
- The Custom pattern is described in 100 bits, where 2 bits are stepped through in each  $T_{step}$  period. The 100 bit pattern will loop if the oscillation pattern time is longer than the available pattern.



## Glitch Control


Any control signal may be glitched for a pre-determined length of time using the glitch generator logic.

Each Signal Control register contains a “GLITCH\_ENABLE” bit which determines whether the glitch logic will affect that signal. The GLITCH\_ENABLE bit, defaults to off, so any glitches will have no effect unless explicitly set to do so.

Glitches will invert the current state of the switched signal. Therefore if a switch is currently OFF, a glitch will turn it ON, and if the switch is ON, it will turn OFF.

Glitches may be applied in 3 modes:

### Glitch Once:




A single glitch is generated when the **RUN:GLITCh ONCE** command is executed

The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTIplier** and **GLITCh:LENgth** commands.

$$\text{PULSE LENGTH} = \text{GLITCh:MULTIplier} \times \text{GLITCh:LENgth}$$

Repeated use of the **RUN:GLITCh: ONCE** command will generate multiple glitches, it is not necessary to use the **RUN:GLITCh OFF** command after a single glitch.

### Glitch Cycle:



A sequence of glitches is generated when the **RUN:GLITCh CYCLE** command is executed, and continues until **RUN:GLITCh OFF** is executed.


The length of the glitch is determined by using the **GLITCh:SETUp** command or the **GLITCh:MULTIplier** and **GLITCh:LENgth** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTIplier} \times \text{GLITCh:LENgth}$$

The length of time between each glitch pulse is a multiple of the **PULSE LENGTH**, set using the **GLITCh:CYCLE** command:

$$\text{OFF TIME} = (\text{GLITCh:MULTIplier} \times \text{GLITCh:LENgth}) \times \text{GLITCh:CYCLE}$$

**Glitch PRBS:**



A pseudo random sequence of glitches is generated when the **RUN:GLITCh PRBS** command is executed, and continues until **RUN:GLITCh OFF** is executed.

The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTIplier** and **GLITCh:LENGTh** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTIplier} \times \text{GLITCh:LENGTh}$$

The number of glitches in a set length of time is determined by the **GLITCh:PRBS** command. A value of 2 will result in glitches at a ratio of 1:2 (the line will be in a glitched state 50% of the time), whilst a value of 256 will produce glitches in a ratio of 1:256.

## Voltage Measurements

The modules are capable of measuring various voltages both for self test and to assist in the testing of a customer's system. The following measurement points are available:

Measurement Command	Description	Resolution / Accuracy
<b>MEASure:VOLTage:SELF 1v2?</b>	Returns the voltage of the modules internal 1.2v power rail	64mV / 5%
<b>MEASure:VOLTage:SELF 3v3?</b>	Returns the voltage of the modules internal 3.3v power rail	64mV / 5%
<b>MEASure:VOLTage:SELF 5v?</b>	Returns the voltage of the modules internal 5v power rail	64mV / 5%

## Default Startup State

On power up or reset, the control modules enter a default state. On the cable pull module all signals are connected at startup. The “run:power down” command will immediately disconnect the cable without needing any initial setup.

The default hot-swap scenario will disconnect all pins immediately, without delays or pin-bounce.

Source Number	Initial Delay	Pin Bounce Mode	Bounce Length	Bounce Period	Bounce Duty Cycle
1	0mS	Standard	0mS	0uS	50%
2	25mS	Standard	0mS	0uS	50%
3	50mS	Standard	0mS	0uS	50%
4	0mS	Standard	0mS	0uS	50%
5	0mS	Standard	0mS	0uS	50%
6	0mS	Standard	0mS	0uS	50%

Signal	Assigned Source
VBUS	Source 1
D_PL, D_MN	Source 2
A_PL, A_MN, B_PL, B_MN	Source 3

### Hot-Swap State:

The cable is in the ‘plugged’ state, waiting for a **RUN:POWer DOWN** command to disconnect it.

## Controlling the Module

The module can be controlled either by:

- Serial ASCII terminal (such as HyperTerminal)  
This is normally used with scripted commands to automate a series of tests. The commands are normally generated by a script or user code (PERL, TCL, C, C# or similar).
- Telnet Terminal (Only when connected to an Array Controller). This mode uses exactly the same commands as the serial ASCII terminal
- USB  
Quarch's TestMonkey application can control a single module via USB, this allows simple graphical control of the module.

## Serial Command Set

When connected via a serial terminal, the module has a simple command line interface

### SCPI Style Commands

These commands are based on the SCPI style control system that is used by many manufacturers of test instruments. The entire SCPI specification has NOT been implemented but the command structure will be very familiar to anyone who has used it before.

- SCPI commands are NOT case sensitive
- SCPI commands are in a hierarchy separated by ':' (LEVe11:LEVe12:LEVe13)
- Most words have a short form (e.g. 'register' shortens to 'reg'). This will be documented as REGister, where the short form is shown in capitals.
- Some commands take parameters. These are separated by spaces after the main part of the command (e.g. "meas:volt:self 3v3?" Obtains the 3v3 self test measurement)
- Query commands that return a value all have a '?' on the end
- Commands with a preceding '\*' are basic control commands, found on all devices
- Commands that do not return a particular value will return "OK" or "FAIL". Unless disabled, the fail response will also append a text description for the failure if it can be determined.

### # [comments]

Any line beginning with a # character is ignored as a comment. This allows commenting of scripts for use with the module.

### \*RST

Triggers a reset, the module will behave as if it had just been powered on

#### **\*CLR**

Clear the terminal window and displays the normal start screen. Also runs the internal self test. The same action can be performed by pressing return on a blank line.

#### **\*IDN?**

Displays a standard set of information, identifying the device. An example return is shown below

Family:	Torridon System	[The parent family of the device]
Name:	Ethernet Cable Pull Module	[The name of the device]
Part#:	QTL1271-01	[The part number of the hardware]
Processor:	QTL1159-01,3.50	[Part# and version of firmware]
Bootloader:	QTL1170-01,1.00	[Part# and version of bootloader]
FPGA 1:	1.0	[Version of FPGA core]

#### **\*TST?**

Runs a set of standard tests to confirm the device is operating correctly, these tests are also performed at start up. Returns 'OK' or 'FAIL' followed by a list of errors that occurred, each on a new line.

#### **CONFig:MODE BOOT**

Configures the card for boot loader mode (to update the firmware), requires an update utility on the PC.

#### **CONFig:MESSages [SHORT|USER]**

##### **CONFig:MESSages?**

Gets or sets the mode for messages that are returned to the user's terminal

**Short:** Only a "FAIL" or "OK" will be returned

**User:** Full error messages are returned to the user on failure

#### **CONFig:TERMinal USER**

Sets the terminal response mode to the default 'User' setting. This is intended for use with HyperTerminal or similar and manually typed commands

#### **CONFig:TERMinal SCRIPT**

Sets the terminal response mode for easier parsing. Especially useful from a UNIX/LINUX based system. Characters sent from the PC are not echoed by the device and a <CR><LF> is sent after the cursor to force a flush of the USART buffer.

**CONFig:TERMinal ?**

Returns the current terminal mode

**CONFig:DEFault:STATE**

Resets the state of the module. This will set all source/signal/glitch etc logic to its default power-on values. Terminal setting will not be affected. This command allows the module to be brought back to a known state without resetting it.

*DEPRECATED COMMANDS – Provided for backwards compatibility, we strongly suggest you use the ‘Signal’ and ‘Source’ commands instead.*

***REGister:READ [0xAA]***

*Returns the value of the register with address [0xAA]. [0xAA] should be in hex format and preceded by the suffix “0x”. e.g. “0x6D”. The value is returned in the same form as the address.*

***REGister:DUMP [0xA1] [0xA2]***

Returns the value of each register in a range, starting at the first register address, up to the second. [0xA1] and [0xA2] should be in hex format and preceded by the suffix “0x”. Each data value will be returned on a new line.

***REGister:WRITe [0xAA] [0xDD]***

*Writes the byte [0xDD] to register [0xAA], both [0xDD] and [0xAA] should be in hex format and preceded by the suffix “0x”. The command returns “OK” or “FAIL”.*

**SOURce:[1-6|ALL]:SETup [#1] [#2] [#3] [#4]**

Sets up the source in a single command. All parameters are positive integer numbers:

#1 = Initial delay (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#2 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#3 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 1000 to 127000us in steps of 1000us]

#4 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

**SOURce:[1-6|ALL]:DELAY [#ms]****SOURce:[1-6|ALL]:DELAY?**

Sets the initial delay of a source in mS. The delay is entered as a integer number with no units. E.g. "Source:1:delay 300".

#1 = Initial delay (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

**SOURce:[1-6|ALL]:BOUNce:SETup [#1] [#2] [#3]**

Sets up the bounce parameters in a single command. All parameters are positive integer numbers:

#1 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#2 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 1000 to 127000us in steps of 1000us]

#3 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

**SOURce:[1-6|ALL]:BOUNce:LENGth [#ms]****SOURce:[1-6|ALL]:BOUNce:LENGth?**

Sets the length of the pin bounce in mS. The delay is entered as a decimal number with no units. E.g. "Sour:2:boun:len 50".

#1 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]



**SOURce:[1-6|ALL]:BOUNce:PERiod [#us]**

**SOURce:[1-6|ALL]:BOUNce:PERiod?**

Sets the bounce period of the pin bounce in uS. The value is entered as a decimal number with no units. E.g. "Sour:6:boun:period 300".

#1 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 1000 to 127000us in steps of 1000us]

**SOURce:[1-6|ALL]:BOUNce:DUTY [#%]**

**SOURce:[1-6|ALL]:BOUNce:DUTY?**

Sets the duty cycle of the pin bounce as a %. The value is entered as a decimal number with no units. E.g. "source:3:bounce:duty 50".

#1 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

**SOURce:[1-6|ALL]:BOUNce:MODE [SIMPLE|USER]**

**SOURce:[1-6|ALL]:BOUNce:MODE?**

Sets the bounce pattern to SIMPLE (Duty cycle driven oscillation) or USER (User defined custom pattern).

**SOURce:[1-6|ALL]:BOUNce:PATtern:WRITe [0xAAAA] [0xDDDD]**

Writes a word of the custom bounce pattern to the give address within the pattern

0xAAAA is the address (for example 0x0002)

0xDDDD is the pattern data (for example 0x13F2)

**SOURce:[1-6|ALL]:BOUNce:PATtern:READ [0xAAAA]**

Reads a word of the custom bounce pattern

0xAAAA is the address (for example 0x0002)

**SOURce:[1-6|ALL]:BOUNce:PATtern:DUMP [0xAAAA] [0xAAAA]**

Reads a range of words from the custom bounce pattern

0xAAAA is the start and end address range (for example 0x0002)

**SOURce:[1-6|ALL]:BOUNce:CLEAR**

Removes any pin bounce from the source and sets all bounce settings to default values. See “Default Startup State” for details for the default settings.

**SOURce:[1-6|ALL]:STATE [ON|OFF]**

**SOURce:[1-6|ALL]:STATE?**

Sets or returns the enable state of the source. Any signals assigned to a disabled (off) source will immediately be disconnected and vice versa. If a source state is changed, all signals assigned to it will change at exactly the same time (if a change is required).

**SIGnal:[SIG\_NAME|ALL]:SETup [#num]**

**SIGnal:[SIG\_NAME|ALL]:SOURce [#num]**

Assigns a given signal to a numbered timing source (0-8). SIGNAL\_NAME is one of the signals/groups as found in the ‘Signal Names’ appendix at the end of this manual

**SIGnal:[SIG\_NAME|ALL]:GLITch:ENABle [ON|OFF]**

**SIGnal:[SIG\_NAME|ALL]:GLITch:ENABle?**

Enables a signal for glitching. If this is on, the signal will be glitched whenever the glitch logic is in use. Multiple signals may be set to glitch at the same time.

**GLITch:SETup [MULTIPLIER\_STEP] [#count]**

Sets up the glitch of the glitch in a single command.

#1 = Multiplier factor for glitch length (mS)

[50ns|500sn|5us|50us|500us|5ms|50ms|500ms]

#2 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 31 in steps of 1]

This gives a maximum glitch of 15.5 Seconds.

**GLITch:MULTiplier [MULTIPLIER\_STEP]****GLITch:MULTiplier?**

Sets the multiplier value for the glitch time to one of the specified durations.

This factor is multiplied with the **GLITch:LENgth** value to give the actual glitch time.

#1 = Multiplier factor for glitch length (mS)

[50ns|500sn|5us|50us|500us|5ms|50ms|500ms]

**GLITch:LENgth [#count]****GLITch:LENgth?**

This value is multiplied by **GLITch:MULTiplier** to give the glitch duration.

#1 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 31 in steps of 1]

**GLITch:CYCLE [#count]**

This value is multiplied by **GLITch:MULTiplier** x **GLITch:LENgth** to give the non-glitched period during a glitch cycle.

#1 = Off cycle of the glitch

[Limits: 0 to 127 in steps of 1, 0 to 1270 in steps of 10]

**GLITch:PRBS [2|4|8|16|32|64|128|256]**

Sets the PRBS rate for Pseudo Random repeat glitching, this is a ratio, 2 means 1:2 (approximately 50% of the time the signal will be glitched), 256 means 1:256.

#1 = PRBS Ratio

[2|4|8|16|32|64|128|256]

**RUN:POWer [UP|DOWN]**

Initiates a plug or pull operation (legacy name used to preserve compatibility between Torridon modules). This is done by changing the HOT\_SWAP bit, register 0x00 bit 0. This is the master control for all switches on the card. The same action can be performed by writing this bit directly.

The command will fail if you order a power up when the module is already in the connected state and vice-versa as the action cannot be performed.

The "OK" response will be returned as soon as the hot-swap event has begun. If your timing sequence is very long you may have to poll the BUSY bit in register 0 to check when it has completed.

**RUN:POWer?**

Returns the current plugged/pulled state of the module.

**RUN:GLITCh ONCE**

Triggers a single glitch with length **GLITCh:MULTIplier** x **GLITCh:LENgth**.

**RUN:GLITCh CYCLE**

Triggers a sequence of repeated glitches that run until the **RUN:GLITCh STOP** command is executed. All signals with **GLITCh:ENABle** set to ON are glitched for **GLITCh:MULTIplier** x **GLITCh:LENgth** and then released for a duration of **GLITCh:MULTIplier** x **GLITCh:LENgth** x **GLITCh:CYCLE**. This is repeated until the **RUN:GLITCh STOP** command is run.

**RUN:GLITCh PRBS**

Triggers a PRBS glitch sequence which runs until the **RUN:GLITCh STOP** command.

**RUN:GLITCh STOP**

Stops any running glitch sequence.

**RUN:GLITCh?**

Returns the state of the current glitch sequence running on the module

## Control Register Map

This map is provided for backwards compatibility with old modules only. While you can use the 'Read' and 'Write' commands, we STRONGLY recommend you use the SCPI based 'Signal' and 'Source' commands instead of writing to the registers directly.

Access to the FPGA registers should not be required for the majority of operations and customers are encouraged to use the high level commands in order to maintain compatibility with future firmware versions. It is listed here for reference / debug purposes.

Address	Name	Description
0x00	Global Control	Trigger Power up/down and Glitch
0x01	Glitch Control	Glitch Length and Cycle Time
0x02	Reserved	Reserved
0x03	Reserved	Reserved
0x04	Reserved	Reserved
0x05	S1 Initial Delay & Bounce Period	Delay 0 to 1s / Period 0 to 100mS
0x06	S1 Bounce Length & Duty Cycle	0 to 1s / 0 to 100%
0x0D..0x07	S1 Custom Pattern	112 bit pattern
0x0E	S2 Initial Delay & Bounce Period	Delay 0 to 1s / Period 0 to 100mS
0x0F	S2 Bounce Length & Duty Cycle	0 to 1s / 0 to 100%
0x16..0x10	S2 Custom Pattern	112 bit pattern
0x17	S3 Initial Delay & Bounce Period	Delay 0 to 1s / Period 0 to 100mS
0x18	S3 Bounce Length & Duty Cycle	0 to 1s / 0 to 100%
0x1F..0x19	S3 Custom Pattern	112 bit pattern
0x20	S4 Initial Delay & Bounce Period	Delay 0 to 1s / Period 0 to 100mS
0x21	S4 Bounce Length & Duty Cycle	0 to 1s / 0 to 100%
0x28..0x22	S4 Custom Pattern	112 bit pattern
0x29	S5 Delay & Bounce Period	Delay 0 to 1s / Period 0 to 100mS
0x2A	S5 Bounce length & DutyCycle	0 to 1s / 0 to 100%
0x31..0x2B	S5 Custom Pattern	112 bit pattern
0x32	S6 Delay & Bounce Period	Delay 0 to 1s / Period 0 to 100mS
0x33	S6 Bounce Length & Duty Cycle	0 to 1s / 0 to 100%
0x3A..0x34	S6 Custom Pattern	112 bit pattern
0x6C	LED Status	LED Status Register
0x6D	D_MN	Signal Assignment Register
0x6E	D_PL	Signal Assignment Register
0x6F	A_MN	Signal Assignment Register
0x70	A_PL	Signal Assignment Register
0x71	B_MN	Signal Assignment Register
0x72	B_PL	Signal Assignment Register
0x73	VBUS_5V	Signal Assignment Register
0x74	VBUS_12V (Reserved)	Future Signal Assignment
0xFE	FPGA PART NUMBER	FPGA Part Number Register

0xFF	FPGA VERSION	FPGA Code Version Register
------	--------------	----------------------------

## Register Definitions

### 0x00 - Global Control

15	14	13	12	11	10	9	8
					GLITCH_PRBS	GLITCH_CYCLE	GLITCH_TRIGGER

7	6	5	4	3	2	1	0
SOURCE_6_ENABLE	SOURCE_5_ENABLE	SOURCE_4_ENABLE	SOURCE_3_ENABLE	SOURCE_2_ENABLE	SOURCE_1_ENABLE	BUSY	HOT_SWAP

Name	Description
GLITCH_PRBS	Selects PRBS glitch mode. When set, this bit overrides GLITCH_CYCLE
GLITCH_CYCLE	Selects “glitch cycle” mode when set, “glitch once” mode when clear
GLITCH_TRIGGER	Set this signal to start a single glitch, or a glitch cycle, clear this signal to stop a glitch cycle
BUSY	This bit is set when the card is actively switching signals, i.e. during a hot plug /glitch sequence
HOT_SWAP	Setting this bit initiates a hot plug sequence, and clearing it initiates a hot pull
SOURCE_x_ENABLE	Clearing this bit instantly disables all signals assigned to this source

**0x01 - Glitch Control**

15	14	13	12	11	10	9	8
GLITCH_CYCLE_MULTIPLIER		GLITCH_CYCLE					
7	6	5	4	3	2	1	0
GLITCH_MULTIPLIER			GLITCH_LENGTH				

Name	Description
GLITCH_LENGTH	Glitch Pulse Length = GLITCH_LENGTH x GLITCH_MULTIPLIER
GLITCH_MULTIPLIER	Change step size, 0 = 50nS, 1 = 500ns, 2= 5us,3=50us,4=500us,5=5ms,6=50ms,7=500ms
GLITCH_CYCLE	Cycle off time = GLITCH_CYCLE x GLITCH_LENGTH x GLITCH_MULTIPLIER
GLITCH_CYCLE_MULTIPLIER	Multiply GLITCH_CYCLE by 10 when set

**0x02 – Glitch PRBS Control**

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	GLITCH_PRBS_DUTY		

Name	Description
GLITCH_PRBS_DUTY	Set the “on percentage” of the PRBS signal 0 = 1 in 256 steps is glitched 1 = 1 in 128 steps is glitched 2 = 1 in 64 steps is glitched 3 = 1 in 32 steps is glitched 4 = 1 in 16 steps is glitched 5 = 1 in 8 steps is glitched 6 = 1 in 4 steps is glitched 7 = 1 in 2 steps is glitched

## Source Registers

Each source is setup by a block of 9 16-bit wide registers. Below is the register map for a generic source. The list of registers in the title indicates the actual address of the byte in each of the 6 timed sources.

### Source Delay & Bounce Period [0x05,0x0E,0x17,0x20,0x29,0x32]

15	14..8	7	6..0
Sx_BOUNCE_PERIOD_MULTIPLIER	Sx_BOUNCE_PERIOD	Sx_DELAY_MULTIPLIER	Sx_DELAY

Name	Description
Sx_DELAY_MULTIPLIER	When 0, Delay Multiplier is 1mS When 1, Delay Multiplier is 10mS
Sx_DELAY	The Total delay between the global enable being set or start of a power cycle event and the signal beginning to mate $T_{DELAY} = xV\_DELAY \times xV\_DELAY\_MULTIPLIER$ i.e. 00000010 = 2mS, 10001001 = 90mS
Sx_BOUNCE_PERIOD_MULTIPLIER	When 0, Delay Multiplier is 10uS When 1, Delay Multiplier is 1mS
Sx__BOUNCE_PERIOD	The Period of the bounce frequency when pin-bounce is enabled Period = xV__BOUNCE_PERIOD x xV__BOUNCE_PERIOD_MULTIPLIER i.e. 00000010 = 20uS, 10001001 = 9mS

**Source Bounce Mode, Bounce Length & Bounce Duty Cycle**  
**[0x06,0x0F, 0x18, 0x21, 0x2A, 0x33]**

15	14..8	7	6..0
Sx_PIN_BOUNCE_MODE	Sx_BOUNCE_DUTY_CYCLE	Sx_BOUNCE_TIME_MULTIPLIER	Sx_BOUNCE_TIME

Name	Description
Sx_BOUNCE_TIME_MULTIPLIER	When 0, Delay Multiplier is 1mS When 1, Delay Multiplier is 10mS
Sx_BOUNCE_TIME	The period of the bounce frequency when pin-bounce is enabled $T_{BOUNCE} = xV\_BOUNCE\_TIME \times xV\_BOUNCE\_TIME\_MULTIPLIER$ i.e. 00000010 = 2mS, 10001001 = 90mS
Sx_BOUNCE_DUTY_CYCLE	The Duty Cycle of the bounce frequency, expressed as a percentage Values 0 – 100 are valid
Sx_PIN_BOUNCE_MODE	When 1, Custom Pin Bounce Mode is Enabled

**Source Custom Pattern**

**[0x0D..0x07, 0x16..0x10, 0x1F..0x19, 0x28..0x22, 0x31..0x2B, 0x3A..0x34]**

Offset	Bits
6	111..96
5	95..80
4	79..64
3	63..48
2	47..32
1	31..16
0	15..0

Name	Description
Sx_CUSTOM_PATTERN	The 112 bit custom pattern is held in 7 sequential registers

**LED Status Registers**

**0x6C – LED Status**

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0

7	6	5	4	3	2	1	0
LED4 ORANGE	LED4 GREEN	LED3 ORANGE	LED3 GREEN	LED2 ORANGE	LED2 GREEN	LED1 ORANGE	LED1 GREEN

Name	Description
LED1 GREEN	set when the LED1 GREEN LED is on
LED1 ORANGE	set when the LED1 ORANGE LED is on
LED2 GREEN	Set when the LED2 GREEN LED is on
LED2 ORANGE	Set when the LED2 ORANGE LED is on
LED3 GREEN	Set when the LED3 GREEN LED is on
LED3 ORANGE	Set when the LED3 ORANGE LED is on
LED4 GREEN	Set when the LED4 GREEN LED is on
LED4 ORANGE	Set when the LED4 ORANGE LED is on

## Signal Registers

Each signal is controlled by a single register. The low 4 bits of the register stores a single number that describes which source the signal should be following.

**Each register assigns the named signal to one of the six control sources, on with global enable, always off, or always on:**

Nibble Value	Assigned Control Source
0	Always OFF
1	Follow Source S1
2	Follow Source S2
3	Follow Source S3
4	Follow Source S4
5	Follow Source S5
6	Follow Source S6
7	ON when HOT_SWAP state is high
8	Always ON

### Signal Control

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	GLITCH ENABLE

7	6	5	4	3..0
0	0	0	0	SIGNAL CONTROL SOURCE

Name	Description
SIGNAL CONTROL SOURCE	1-6 Sets control source for this signal, 0 is always off, 7 on with power up, and 8 always on
GLITCH_ENABLE	Enables the glitch logic to control this signal

**Other Registers**

**0xFE – CPLD Part Number Register**

15..0
4 digit CPLD part number

Name	Description
PART_NUMBER	Forms the QTLnnnn part number

**0xFF – CPLD Version Register**

15..8	7..0
MAJOR REVISION	MINOR REVISION

Name	Description
MAJOR_REVISION	Should read as 1 or higher
MINOR_REVISION	Should read as 0 or higher

## Appendix 1 - Signal Names

The following signal names are used to specify a single signal or a group of signals. These may be used in commands that take a parameter "SIGNAL\_NAME". Note that some commands, such as those returning a value, only accept a parameter that resolves to a single signal. In this case you cannot use the group names

### Signals

VBUS  
D\_PL  
D\_MN  
A\_PL  
A\_MN  
B\_PL  
B\_MN

### Signal Groups

ALL	(Affects all signals)
USB2	(Affect USB 2.0 data: D_PL and D_MN)
PAIR_A	(Affects A_PL and A_MN)
PAIR_B	(Affects B_PL and B_MN)