

Quarch Technology Ltd

Torridon Mini SAS HD Cable Break Module

Technical Manual

For use with:


QTL1521 - Mini SAS HD Cable Break Module

QTL1675 - Mini SAS HD Cable Break Module +Triggering

QTL2162 – 24G Mini SAS HD Cable Break Module

Using Quarch firmware version 4.005 and above

Tuesday, 19 June 2018



Change History

| | | |
|-----|-------------------------------|----------------------------------|
| 1.0 | 30th September 2011 | Initial Release |
| 1.1 | 6th February 2013 | Added info on Triggering version |
| 1.2 | 1 st December 2014 | Updated with V2 glitching module |
| 1.3 | 19 th June 2018 | Added 24G module details |

Contents

| | |
|--|-----------|
| Introduction | 5 |
| Technical Specifications | 6 |
| Switching Characteristics:..... | 6 |
| High Speed Switch Characteristics | 6 |
| Mechanical Characteristics: | 8 |
| Module dimensions | 8 |
| Rear connections | 8 |
| Front Panel LEDs | 9 |
| Control Interfaces | 10 |
| Basic Concepts | 11 |
| Signal Configuration..... | 14 |
| Power Up vs. Power Down Timing | 16 |
| Pin Bounce Modes | 17 |
| Constant Oscillation Frequency..... | 17 |
| User Pin-Bounce (Custom Oscillation) | 19 |
| Glitch Control..... | 22 |
| Glitch Once | 22 |
| Glitch Cycle | 23 |
| Glitch PRBS | 24 |
| External Triggering..... | 25 |
| Voltage Measurements | 26 |
| Default Startup State | 27 |
| Controlling the Module | 29 |
| Serial Command Set..... | 29 |
| SCPI Style Commands | 29 |

Triggering Commands 38

Appendix 1 - Signal Names..... 39

Introduction


The **Torridon Mini SAS HD Cable Break Module** allows remote switching of the SAS data and active cable control pins in an SFF8644 Mini SAS HD Cable (SFF8674 for 24G modules) for test automation or fault injection purposes.

The module supports 1.5Gb, 3Gb, 6Gb and 12Gb data rates. QTL2162 also supports rates up to 24G

Each pin is individually switched, allowing complete control over the mating sequence of a cable connector.

The module can disrupt power to active cable circuitry; it can also read and write to an active cable management interface.

The switches can be sequenced at precise timings to simulate a hot-swap event, including pin bounce. Individual pins can also be broken or glitched at any time to simulate a fault in the system.




Technical Specifications

Switching Characteristics:


| MiniSAS HD Connector Pin | Description | Switching Action |
|--|----------------------|---|
| A3, A6, A9, B3, B6, B9, C3, C6, C9, D3, D6, D9 | Ground pins | All connected to digital Ground on the Module |
| A4, A5, A7, A8, B4, B5, B7, B8, C4, C5, C7, C8, D4, D5, D7, D8 | SAS Data Signal pins | Each signal is individually switched by a 20GHz RF Switch |
| A1 | Reserved | Reserved |
| A2, B2, C1, C2, D2 | Management Interface | Connected to the modules internal management interface and switched on the OUT port |
| B1, D1 | Active Cable Power | Powered from the module and switched on the OUT port |

High Speed Switch Characteristics


Insertion Loss



Return Loss




Isolation Between Ports RFC and RF1/RF2



Mechanical Characteristics:

Module dimensions



Rear connections



Additional SMA connectors on rear panel for '+Triggering' modules only

Front Panel LEDs

The 4 LEDs on the front panel indicate the connection state of the signals. Each LED refers to one of the 4 data lanes in the Mini SAS HD cable, from the top: Lane 0, Lane 1, Lane 2, Lane 3.

The LED is green when all signals within the lane are switched on, and the active cable power is switched on.

The LED is orange if any, but not all of the signals in the lane are switched on

The LED is off if all of the signals in the lane are switched off, or active cable power is switched off.

If any part of the active cable interface is switched off the LEDs will always be orange.

Control Interfaces


All Torridon modules are designed to be used with a Torridon Array Controller (QTL1461, QTL1079) or a single Torridon Interface Kit (QTL1260).

The control cable is an ultra-thin flex cable.

| Control Interface | Form Factor | Torridon Ports | Control Methods Available | Interfaces |
|---|---|----------------------------------|--|--|
| QTL1079 28 Port Torridon Array Controller | 1U 19" Rack Mounted unit | 24 at the front 4 at the rear | Terminal Scripting TestMonkey 2 GUI | Serial via DB9 or RJ45 Ethernet USB |
| QTL1461 4 Port Array Controller | 160x165x53mm Enclosure 1U Enclosure also available | 4 ports on front | Terminal Scripting TestMonkey 2 GUI | Serial via RJ45 Ethernet USB |
| QTL1461 Torridon Interface Kit | 60mm x 45mm x 30mm Box | 1 port | Terminal Scripting TestMonkey 2 GUI | Serial via RJ- 45 Serial via USB/Serial convertor USB |


Basic Concepts

Each controlled pin is connected to a separate switch on the module, so it can be connected or isolated on command.




Each switch on the module is called a 'Signal' and can be programmed to follow one of six programmable delay and bounce profiles (called 'Sources'). This allows the user to sequence the signal connections in the cable in up to six programmable steps.

This allows us to create virtually any hot-swap scenario. The default scenario on the module is based on the pin lengths on the connector, so that the long pins mate first, followed by shorter pins.




Each of the programmable delay and bounce profiles is called a control source, S1 to S6. For each control source the user sets up a delay, and bounce parameters. Three special sources (S0, S7 and S8) are also provided as described in the table below.



Control Source Parameters for a power up event (Basic Pin Bounce)

Once each delay period is set up, the user assigns each signal to follow the relevant control source, then uses the “run:power up” and “run:power down” commands to initiate the hot-swap.

The BUSY bit 1 in the control register is set during a power up, power down and short operation. This may be used to monitor for the completion of timed events.



Power up and Power down example


Signal Configuration

Each signal that is switched by the module is usually assigned to one of the 6 timed sources, S1 – S6. Each signal can also be assigned directly to 'always off' (source 0), 'immediate change' (source 7) or 'Always on' (source 8).

Signals assignment is done through the command:

SIGna1:[name]:SOURce [Source#]


| Source Number | Description |
|---------------|-------------------------------------|
| 0 | Signal is always OFF |
| 1 | Signal assigned to control source 1 |
| 2 | Signal assigned to control source 2 |
| 3 | Signal assigned to control source 3 |
| 4 | Signal assigned to control source 4 |
| 5 | Signal assigned to control source 5 |
| 6 | Signal assigned to control source 6 |
| 7 | Signal changes with HOT_SWAP state |
| 8 | Signal is always ON |



This diagram shows the 9 possible source settings entering the control MUX for a switched signal. The value of the control register will determine which of the sources are used to control the signal. When enabled, the hot-swap line will cause the MUX to pass the control signal from that source through to the switch.

Power Up vs. Power Down Timing

Each control source is always configured with power-up parameters. The power-down profile is automatically generated by the module, and is the mirror image of the power up:



If you require a different power down sequence then you can alter any of the source timing values, pin bounce or signal assignments while the module is in the plugged state. When you initiate the 'pull' action, the new settings will be used.

Pin Bounce Modes

Pin Bounce can be set in two ways:

Constant Oscillation Frequency


- The Oscillation Time is set in one of two ranges:
 - 0-127 milliseconds in steps of 1mS
 - 0-1.27 seconds in steps of 10mS
- The Oscillation Period is for the pattern is set in one of two ranges:
 - 0-1.27 milliseconds in steps of 10uS
 - 0-127 milliseconds in steps of 1mS

The Duty cycle (On %) is set as a percentage value in the range 0-100%.


A value of 0% would leave the source off for the duration of the Oscillation Time.

A value of 50% provides a symmetrical square wave as shown below and is the default.

A value of 100% would turn the signal on for the duration of Oscillation Time.



Basic bounce behavior on power up



Basic bounce behavior on power down

User Pin-Bounce (Custom Oscillation)

User Pin bounce allows the user to set a custom pattern of up to 112 bits which will be executed by the module instead of standard pin bounce. A custom pattern of alternating 1's and 0's would create a square wave just like the default basic bounce mode.

The executed pattern is determined by a number of factors:


- The Oscillation Time is set in one of two ranges:
 - 0-127 milliseconds in steps of 1mS
 - 0-1.27 seconds in steps of 10mS
- The Oscillation Period is for the pattern is set in one of two ranges:
 - 0-1.27 milliseconds in steps of 10uS
 - 0-127 milliseconds in steps of 1mS
- The Pattern length may be set:
 - 1-112 bits
 - Choose to repeat pattern or sit on last bit until the end of Oscillation Time.

Custom Patterns can get confusing very quickly, the best way to make sure that the power down sequence is the opposite of power up, is to make sure that:


(Bit length * Number of Bits = Oscillation Time)

so that the pattern ends exactly at the end of Oscillation time. The `SOURCE:[x]:BOUNCE:PATTERN:SETUP` command does this automatically.

Custom patterns run in reverse on a power down, please see the following diagrams for examples of the same pattern being run on a power up and power down situation.



User bounce behavior on power up



User bounce behavior on power down

Glitch Control


Any control signal may be glitched for a pre-determined length of time using the glitch generator logic.

Each Signal Control register contains a “**GLITCH: ENABLE**” bit which determines whether the glitch logic will affect that signal. The setting, defaults to off, so any glitches will have no effect unless explicitly set to do so.

Glitches will invert the current state of the switched signal. Therefore if a switch is currently OFF, a glitch will turn it ON, and if the switch is ON, it will turn OFF.

For modules that support signal driving, the glitch action will drive the signal following the ‘**DRIVE: OPEN**’ and ‘**DRIVE: CLOSED**’ settings

Glitches may be applied in 3 modes:




Glitch Once

A single glitch is generated when the **RUN:GLITCh ONCE** command is executed. The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTiplier** and **GLITCh:LENgth** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTiplier} \times \text{GLITCh:LENgth}$$

Repeated use of the **RUN:GLITCh:ONCE** command will generate multiple glitches, it is not necessary to use the **RUN:GLITCh OFF** command after a single glitch.

Glitch Cycle



A sequence of glitches is generated when the **RUN:GLITCh CYCLE** command is executed, and continues until **RUN:GLITCh OFF** is executed.


The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTiplier** and **GLITCh:LENgth** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTiplier} \times \text{GLITCh:LENgth}$$

The length of time between each glitch pulse is set in the same way as the glitch length, The length of the gap is determined by using the **GLITCh:CYClE:SETup** command or the **GLITCh:CYClE:MULTiplier** and **GLITCh:CYClE:LENgth** commands:

$$\text{OFF TIME} = \text{GLITCh:CYClE:MULTiplier} \times \text{GLITCh:CYClE:LENgth}$$

Glitch PRBS



A pseudo random sequence of glitches is generated when the **RUN:GLITCh PRBS** command is executed, and continues until **RUN:GLITCh OFF** is executed.

The length of the glitch is determined by using the **GLITCh:SETup** command or the **GLITCh:MULTiplier** and **GLITCh:LENGTh** commands:

$$\text{PULSE LENGTH} = \text{GLITCh:MULTiplier} \times \text{GLITCh:LENGTh}$$

The number of glitches in a set length of time is determined by the **GLITCh:PRBS** command. A value of 2 will result in glitches at a ratio of 1:2 (the line will be in a glitched state 50% of the time), whilst a value of 256 will produce glitches in a ratio of 1:256.

External Triggering

If your module includes external triggering connections, you will be able to use these to link with other items of test equipment.

Trigger In:

LV CMOS 3v3 input via SMA jack

Trigger in options allow you to control the hot-swap state of the module. This can be EDGE triggered (each rising edge swaps the state, causing a power-up or power-down action) or LEVEL triggered (The hot-swap state follows the input signal, every time it changes).

Alternatively, trigger in can be used to control the glitch engine. This can be EDGE triggered (each rising edge starts the currently selected glitch) or LEVEL triggered (each rising edge starts the currently selected glitch and the falling edge will end it, assuming it has not already completed).

Trigger Out:

LV CMOS 3v3 output via SMA jack

Trigger out allows external equipment to follow the actions applied by the unit. This can be set to follow the hot-swap state, or to follow the glitch state. The trigger out signal will change whenever the action occurs, regardless of the means (trigger in or manual control) used to start the action.

Voltage Measurements

The modules are capable of measuring various voltages both for self test and to assist in the testing of a customer's system. The following measurement points are available:

| Measurement Command | Description | Resolution / Accuracy |
|-----------------------------------|--|-----------------------|
| MEASure:VOLTage:SELF 1v2? | Returns the voltage of the modules internal 1.2v power rail | 64mV / 5% |
| MEASure:VOLTage:SELF 3v3? | Returns the voltage of the modules internal 3.3v power rail – This powers the modules internal circuitry, and the active circuitry on the IN connector | 64mV / 5% |
| MEASure:VOLTage:SELF 3v3B? | Returns the voltage of the modules internal 3.3v B power rail – This powers the active circuitry on the OUT connector. | 64mV / 5% |
| MEASure:VOLTage:SELF 5v? | Returns the voltage of the modules internal 5v power rail | 64mV/ 5% |
| MEASure:VOLTage:SELF -5v? | Returns the voltage of the modules internal -5v power rail | 64mV/ 5% |
| MEASure:VOLTage:SELF 12v? | Returns the voltage of the modules internal 12v power rail | 64mV/ 5% |

Default Startup State

On power up or reset, the control modules enter a default state. On the cable break module all signals are connected at startup. The “run:power down” command will immediately disconnect the cable without needing any initial setup.

The default hot-swap scenario will disconnect all pins immediately, without delays or pin-bounce.

| Source Number | Initial Delay | Pin Bounce Mode | Bounce Length | Bounce Period | Bounce Duty Cycle |
|---------------|---------------|-----------------|---------------|---------------|-------------------|
| 1 | 0mS | Standard | 0mS | 0uS | 50% |
| 2 | 25mS | Standard | 0mS | 0uS | 50% |
| 3 | 0mS | Standard | 0mS | 0uS | 50% |
| 4 | 0mS | Standard | 0mS | 0uS | 50% |
| 5 | 0mS | Standard | 0mS | 0uS | 50% |
| 6 | 0mS | Standard | 0mS | 0uS | 50% |

| Signal | Assigned Source |
|------------|-----------------|
| VMAN | Source 1 |
| VACT_0 | Source 1 |
| VACT_1 | Source 1 |
| MODPRSL | Source 1 |
| SDA | Source 1 |
| SCL | Source 1 |
| INTL | Source 1 |
| Lane 0 Tx+ | Source 2 |
| Lane 0 Tx- | Source 2 |
| Lane 0 Rx+ | Source 2 |
| Lane 0 Rx- | Source 2 |
| Lane 1 Tx+ | Source 2 |
| Lane 1 Tx- | Source 2 |
| Lane 1 Rx+ | Source 2 |
| Lane 1 Rx- | Source 2 |
| Lane 2 Tx+ | Source 2 |
| Lane 2 Tx- | Source 2 |
| Lane 2 Rx+ | Source 2 |
| Lane 2 Rx- | Source 2 |

| | |
|------------|----------|
| Lane 3 Tx+ | Source 2 |
| Lane 3 Tx- | Source 2 |
| Lane 3 Rx+ | Source 2 |
| Lane 3 Rx- | Source 2 |

Hot-Swap State:

The cable is in the 'plugged' state, waiting for a **RUN:POWER DOWN** command to disconnect it.

Controlling the Module

The module can be controlled either by:

- Serial ASCII terminal (such as HyperTerminal)
This is normally used with scripted commands to automate a series of tests. The commands are normally generated by a script or user code (PERL, TCL, C, C# or similar).
- Telnet Terminal (Only when connected to an Array Controller or on a module with a PoE/LAN option). This mode uses exactly the same commands as the serial ASCII terminal
- USB
Quarch's TestMonkey application can control a single module via USB, this allows simple graphical control of the module.

Serial Command Set

When connected via a serial terminal, the module has a simple command line interface

SCPI Style Commands

These commands are based on the SCPI style control system that is used by many manufacturers of test instruments. The entire SCPI specification has NOT been implemented but the command structure will be very familiar to anyone who has used it before.

- SCPI commands are NOT case sensitive
- SCPI commands are in a hierarchy separated by ':' (LEVEl1:LEVEl2:LEVEl3)
- Most words have a short form (e.g. 'register' shortens to 'reg'). This will be documented as REGister, where the short form is shown in capitals.
- Some commands take parameters. These are separated by spaces after the main part of the command (e.g. "meas:volt:self 3v3?" Obtains the 3v3 self test measurement)
- Query commands that return a value all have a '?' on the end
- Commands with a preceding '*' are basic control commands, found on all devices
- Commands that do not return a particular value will return "OK" or "FAIL". Unless disabled, the fail response will also append a text description for the failure if it can be determined.

[comments]

Any line beginning with a # character is ignored as a comment. This allows commenting of scripts for use with the module.

***RST**

Triggers a reset, the module will behave as if it had just been powered on

***CLR**

Clear the terminal window and displays the normal start screen. Also runs the internal self test. The same action can be performed by pressing return on a blank line.

***IDN?**

Displays a standard set of information, identifying the device. An example return is shown below

| | |
|----------------------------------|-----------------------------------|
| Family: Torridon System | [The parent family of the device] |
| Name: Ethernet Cable Pull Module | [The name of the device] |
| Part#: QTL1271-01 | [The part number of the hardware] |
| Processor: QTL1159-01,3.50 | [Part# and version of firmware] |
| Bootloader: QTL1170-01,1.00 | [Part# and version of bootloader] |
| FPGA 1:1.0 | [Version of FPGA core] |

***TST?**

Runs a set of standard tests to confirm the device is operating correctly, these tests are also performed at start up. Returns 'OK' or 'FAIL' followed by a list of errors that occurred, each on a new line.

CONFig:MODE BOOT

Configures the card for boot loader mode (to update the firmware), requires an update utility on the PC.

CONFig:MESSages [SHORT|USER]**CONFig:MESSages?**

Gets or sets the mode for messages that are returned to the user's terminal

Short: Only a "FAIL" or "OK" will be returned

User: Full error messages are returned to the user on failure

CONFig:TERMinal USER

Sets the terminal response mode to the default 'User' setting. This is intended for use with HyperTerminal or similar and manually typed commands

CONFig:TERMinal SCRIPT

Sets the terminal response mode for easier parsing. Especially useful from a UNIX/LINUX based system. Characters sent from the PC are not echoed by the device and a <CR><LF> is sent after the cursor to force a flush of the USART buffer.

CONFig:TERMinal?

Returns the current terminal mode

CONFig:DEFault STATE

Resets the state of the module. This will set all source/signal/glitch etc logic to its default power-on values. Terminal setting will not be affected. This command allows the module to be brought back to a known state without resetting it.

SOURce:[1-6|ALL]:SETup [#1] [#2] [#3] [#4]

Sets up the source in a single command. All parameters are positive integer numbers:

#1 = Initial delay (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#2 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#3 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 1000 to 127000us in steps of 1000us]

#4 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

SOURce:[1-6|ALL]:DELAY [#ms]**SOURce:[1-6|ALL]:DELAY?**

Sets the initial delay of a source in mS. The delay is entered as a integer number with no units. E.g. "Source:1:delay 300".

#1 = Initial delay (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

SOURce:[1-6|ALL]:BOUNce:SETup [#1] [#2] [#3]

Sets up the bounce parameters in a single command. All parameters are positive integer numbers:

#1 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

#2 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 1000 to 127000us in steps of 1000us]

#3 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

SOURce:[1-6|ALL]:BOUNce:LENGth [#ms]**SOURce:[1-6|ALL]:BOUNce:LENGth?**

Sets the length of the pin bounce in mS. The delay is entered as a decimal number with no units. E.g. "Sour:2:boun:len 50".

#1 = Bounce length (mS)

[Limits: 0 to 127ms in steps of 1ms, 0 to 1270ms in steps of 10ms]

SOURce:[1-6|ALL]:BOUNce:PERiod [#us]

SOURce:[1-6|ALL]:BOUNce:PERiod?

Sets the bounce period of the pin bounce in uS. The value is entered as a decimal number with no units. E.g. "Sour:6:boun:period 300".

#1 = Bounce Period (uS)

[Limits: 10 to 1270us in steps of 10us, 1000 to 127000us in steps of 1000us]

SOURce:[1-6|ALL]:BOUNce:DUTY [#%]

SOURce:[1-6|ALL]:BOUNce:DUTY?

Sets the duty cycle of the pin bounce as a %. The value is entered as a decimal number with no units. E.g. "source:3:bounce:duty 50".

#1 = Duty Cycle (%)

[Limits: 0 to 100% in steps of 1%]

SOURce:[1-6|ALL]:BOUNce:MODE [SIMPLE|USER]

SOURce:[1-6|ALL]:BOUNce:MODE?

Sets the bounce pattern to SIMPLE (Duty cycle driven oscillation) or USER (User defined custom pattern).

SOURce:[1-6|ALL]:BOUNce:PATtern:WRITe [0xAAAA] [0xDDDD]

Writes a word of the custom bounce pattern to the give address within the pattern

0xAAAA is the address (for example 0x0002)

0xDDDD is the pattern data (for example 0x13F2)

SOURce:[1-6|ALL]:BOUNce:PATtern:READ [0xAAAA]

Reads a word of the custom bounce pattern

0xAAAA is the address (for example 0x0002)

SOURce:[1-6|ALL]:BOUNce:PATtern:DUMP [0xAAAA] [0xAAAA]

Reads a range of words from the custom bounce pattern

0xAAAA is the start and end address range (for example 0x0002)

SOURce:[1-6|ALL]:BOUNce:CLEAR

Removes any pin bounce from the source and sets all bounce settings to default values. See “Default Startup State” for details for the default settings.

SOURce:[1-6|ALL]:STATE [ON | OFF]**SOURce:[1-6|ALL]:STATE?**

Sets or returns the enable state of the source. Any signals assigned to a disabled (off) source will immediately be disconnected and vice versa. If a source state is changed, all signals assigned to it will change at exactly the same time (if a change is required).

SOURce:[1-6]:BOUNce:PATtern:LENGth [#bits]**SOURce:[1-6]:BOUNce:PATtern:LENGth ?**

Sets or returns the number of bits of the custom bounce pattern that are to be used. This defaults to the maximum (112) and can be reduced to create more accurate patterns.

SOURce:[1-6]:BOUNce:PATtern:REPeat [ON | OFF]**SOURce:[1-6]:BOUNce:PATtern:REPeat ?**

Sets the custom pattern repeat flag. This is used when the current custom bounce pattern is shorter than the specified bounce length. When the flag is set (default) the pattern will wrap. When this flag is off, the last bit of the pattern will be repeated.

SOURce:[1-6]:BOUNce:PATtern:SETup [#us] [#binarypattern]

Sets a basic custom pattern from a single command. This command will alter the bounce period, bounce length, pattern length and the custom pattern.

[#uS] – Integer value of uS to specify the period. The length of each bit in the pattern will be half of this value. 20uS is the minimum value (10uS per bit)

[#binarypattern] – String parameter containing 1s and 0s, for example “001” is a 2 bit pattern that is low for 2 bits then high for 1. The given pattern will always be padded up to the nearest millisecond. This is because the total glitch length has a 1mS resolution.

SIGnal:[SIG_NAME|ALL]:SETup [#num]

SIGnal:[SIG_NAME|ALL]:SOURce [#num]

Assigns a given signal to a numbered timing source (0-8). SIGNAL_NAME is one of the signals/groups as found in the 'Signal Names' appendix at the end of this manual

SIGnal:[SIG_NAME|ALL]:GLITch:ENABle [ON|OFF]

SIGnal:[SIG_NAME|ALL]:GLITch:ENABle?

Enables a signal for glitching. If this is on, the signal will be glitched whenever the glitch logic is in use. Multiple signals may be set to glitch at the same time.

GLITch:SETup [MULTIPLIER_STEP] [#count]

Sets up the length of the glitch in a single command.

#1 = Multiplier factor for glitch length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

#2 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

This gives a maximum glitch of 127.5 Seconds.

GLITch:MULTIplier [MULTIPLIER_STEP]

GLITch:MULTIplier?

Sets the multiplier value for the glitch time to one of the specified durations.

This factor is multiplied with the **GLITch:LENgth** value to give the actual glitch time.

#1 = Multiplier factor for glitch length (mS)

[50ns|500ns|5us|50us|500us|5ms|50ms|500ms]

GLITch:LENgth [#count]

GLITch:LENgth?

This value is multiplied by **GLITch:MULTIplier** to give the glitch duration.

#1 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

GLITch:CYCle:SETup [MULTIPLIER_STEP] [#count]

Sets up the length of the glitch cycle in a single command.

#1 = Multiplier factor for glitch cycle length (mS)

[50ns | 500ns | 5us | 50us | 500us | 5ms | 50ms | 500ms]

#2 = Length of the glitch cycle (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

This gives a maximum glitch cycle time of 127.5 Seconds.

GLITch:CYCle:MULTIplier [MULTIPLIER_STEP]**GLITch:CYCle:MULTIplier?**

Sets the multiplier value for the glitch cycle time to one of the specified durations.

This factor is multiplied with the **GLITch:CYCle:LENGth** value to give the actual time between cycled glitches.

#1 = Multiplier factor for glitch length (mS)

[50ns | 500ns | 5us | 50us | 500us | 5ms | 50ms | 500ms]

GLITch:CYCle:LENGth [#count]**GLITch:CYCle:LENGth?**

This value is multiplied by **GLITch:CYCle:MULTIplier** to give the actual time between cycled glitches.

#1 = Length of the glitch (number of times the multiplication factor will be run)

[Limits: 0 to 255 in steps of 1]

GLITch:PRBS [2|4|8|16|32|64|128|256|512|1024|2048|4096|8192|16384|32768|65536]

Sets the PRBS rate for Pseudo Random repeat glitching, this is a ratio, 2 means 1:2 (approximately 50% of the time the signal will be glitched), 256 means 1:256.

#1 = PRBS Ratio

[2|4|8|16|32|64|128|256|512|1024|2048|4096|8192|16384|32768|65536]

RUN:POWer [UP|DOWN]

Initiates a plug or pull operation (legacy name used to preserve compatibility between Torridon modules). This is done by changing the HOT_SWAP bit, register 0x00 bit 0. This is the master control for all switches on the card. The same action can be performed by writing this bit directly.

The command will fail if you order a power up when the module is already in the connected state and vice-versa as the action cannot be performed.

The "OK" response will be returned as soon as the hot-swap event has begun. If your timing sequence is very long you may have to poll the BUSY bit in register 0 to check when it has completed.

RUN:POWer?

Returns the current plugged/pulled state of the module.

RUN:GLITCh ONCE

Triggers a single glitch with length **GLITCh:MULTIplier** x **GLITCh:LENgth**.

RUN:GLITCh CYCLE

Triggers a sequence of repeated glitches that run until the **RUN:GLITCh STOP** command is executed. All signals with **GLITCh:ENABle** set to ON are glitched for **GLITCh:MULTIplier** x **GLITCh:LENgth** and then released for a duration of **GLITCh:MULTIplier** x **GLITCh:LENgth** x **GLITCh:CYCLE**. This is repeated until the **RUN:GLITCh STOP** command is run.

RUN:GLITCh PRBS

Triggers a PRBS glitch sequence which runs until the **RUN:GLITCh STOP** command.

RUN:GLITCh STOP

Stops any running glitch sequence.

RUN:GLITCh?

Returns the state of the current glitch sequence running on the module

Triggering Commands

These commands are found only on the QTL1675 module which has external triggering connections.

TRIGger:IN:MODE [OFF|POWER|GLITCH]

TRIGger:IN:MODE?

Sets/Return the trigger in mode. This chooses the action to be performed when a trigger in is received.

POWER : Trigger in will alter the hot-plug state

GLITCH : Trigger in will start a glitch

TRIGger:IN:TYPE [EDGE|LEVEL]

TRIGger:IN:TYPE?

Sets/Returns the trigger in signal type. This describes how the trigger in signal should be interpreted. See the triggering details for information on how each trigger mode is affected

TRIGger:OUT:MODE [OFF|POWER|GLITCH]

TRIGger:OUT:MODE?

Sets/Returns the trigger out mode. This chooses the action that will cause a trigger out to occur.

POWER : Trigger out will occur on hot-swap

GLITCH : Trigger out will occur on glitch

RUN:INTerrupt?

Returns a list of active interrupt flags and also clears those flags. Flags are:

COMPLETE : An action (such as hot-swap or glitch completed fully)

TRIGGERED : An external trigger occurred

Appendix 1 - Signal Names

The following signal names are used to specify a single signal or a group of signals. These may be used in commands that take a parameter "SIGNAL_NAME". Note that some commands, such as those returning a value, only accept a parameter that resolves to a single signal. In this case you cannot use the group names

Signals

TX0_PL (Data transmitted from the 'input' port on Lane 0 (+ve side of differential pair))

TX0_MN

RX0_PL (Data received at the 'input' port on Lane 0 (+ve side of differential pair))

RX0_MN

TX1_PL

TX1_MN

RX1_PL

RX1_MN

TX2_PL

TX2_MN

RX2_PL

RX2_MN

TX3_PL

TX3_MN

RX3_PL

RX3_MN

VMAN

VACT_0

VACT_1

MODPRSL

SDA

SCL

INTL

Signal Groups

ALL (Allows change of all signals at the same time)

LANE0 (Affect all signals relating to a specific SAS lane)

LANE1

LANE2

LANE3

MANAGEMENT (Controls all signals related to the active cable management interface)